

## 2 kV slanted tri-gate GaN-on-Si Schottky barrier diodes with ultra-low leakage current

Jun Ma, and Elisa Matioli

Citation: *Appl. Phys. Lett.* **112**, 052101 (2018); doi: 10.1063/1.5012866

View online: <https://doi.org/10.1063/1.5012866>

View Table of Contents: <http://aip.scitation.org/toc/apl/112/5>

Published by the American Institute of Physics

---

### Articles you may be interested in

[Guest Editorial: The dawn of gallium oxide microelectronics](#)

*Applied Physics Letters* **112**, 060401 (2018); 10.1063/1.5017845

[Vertical leakage induced current degradation and relevant traps with large lattice relaxation in AlGaIn/GaN heterostructures on Si](#)

*Applied Physics Letters* **112**, 032104 (2018); 10.1063/1.5009525

[Doping and compensation in Al-rich AlGaIn grown on single crystal AlN and sapphire by MOCVD](#)

*Applied Physics Letters* **112**, 062102 (2018); 10.1063/1.5011984

[Structural and optical properties of semi-polar \(11-22\) InGaIn/GaN green light-emitting diode structure](#)

*Applied Physics Letters* **112**, 052105 (2018); 10.1063/1.4997319

[Spatially dependent carrier dynamics in single InGaIn/GaN core-shell microrod by time-resolved cathodoluminescence](#)

*Applied Physics Letters* **112**, 052106 (2018); 10.1063/1.5009728

[Impact of crystal orientation on the modulation bandwidth of InGaIn/GaN light-emitting diodes](#)

*Applied Physics Letters* **112**, 041104 (2018); 10.1063/1.5019730

---



[WWW.MMR-TECH.COM](http://WWW.MMR-TECH.COM)


**THE WORLD'S RESOURCE FOR  
VARIABLE TEMPERATURE  
SOLID STATE CHARACTERIZATION**



OPTICAL STUDIES SYSTEMS



SEEBECK STUDIES SYSTEMS



MICROPROBE STATIONS



HALL EFFECT STUDY SYSTEMS AND MAGNETS



## 2 kV slanted tri-gate GaN-on-Si Schottky barrier diodes with ultra-low leakage current

Jun Ma<sup>a)</sup> and Elisa Matioli<sup>b)</sup>

Power and Wide-Band-Gap Electronics Research Laboratory, École polytechnique fédérale de Lausanne (EPFL), CH-1015 Lausanne, Switzerland

(Received 8 November 2017; accepted 12 January 2018; published online 29 January 2018)

This letter reports lateral GaN-on-Si power Schottky barrier diodes (SBDs) with unprecedented voltage-blocking performance by integrating 3-dimensionally a hybrid of tri-anode and slanted tri-gate architectures in their anode. The hybrid tri-anode pins the voltage drop at the Schottky junction ( $V_{SCH}$ ), despite a large applied reverse bias, fixing the reverse leakage current ( $I_R$ ) of the SBD. Such architecture led to an ultra-low  $I_R$  of  $51 \pm 5.9$  nA/mm at  $-1000$  V, in addition to a small turn-on voltage ( $V_{ON}$ ) of  $0.61 \pm 0.03$  V. The slanted tri-gate effectively distributes the electric field in OFF state, leading to a remarkably high breakdown voltage ( $V_{BR}$ ) of  $-2000$  V at  $1 \mu\text{A}/\text{mm}$ , constituting a significant breakthrough from existing technologies. The approach pursued in this work reduces the  $I_R$  and increases the  $V_{BR}$  without sacrificing the  $V_{ON}$ , which provides a technology for high-voltage SBDs, and unveils the unique advantage of tri-gates for advanced power applications. Published by AIP Publishing. <https://doi.org/10.1063/1.5012866>

High-voltage rectifiers are crucial in nearly every topology of power converters, and GaN-on-Si Schottky barrier diodes (SBDs) are highly promising for such applications due to their superior performance and competitive cost.<sup>1–8</sup> Moreover, they are lateral devices and can be monolithically integrated with GaN-on-Si transistors and circuits, which is highly desirable for future compact and efficient power converters.<sup>9,10</sup>

Despite these advantages, a major obstacle for GaN-on-Si SBDs is their limited voltage-blocking performance. Efficient power devices must present high  $V_{BR}$  and small  $I_R$ , which are however very challenging in GaN SBDs. First, the  $I_R$  in GaN SBDs is typically large, being dominated by many non-ideal effects that are very difficult to eliminate, such as tunneling.<sup>11</sup> Second, although a small Schottky barrier ( $\Phi_B$ ) leads to a small  $V_{ON}$ , it also increases the  $I_R$ , and thus, there is a natural trade-off between good ON- and OFF-state performances. Finally, the lateral current conduction in GaN SBDs results in an inhomogeneous distribution of the electric field, which severely limits their  $V_{BR}$ ,<sup>12,13</sup> despite the resistivity of their buffer layers. Consequently, the poor voltage-blocking capability in GaN-on-Si SBDs is usually limited by the device architecture, rather than their buffer layers. As an example, the voltage-blocking performance of GaN-on-Si SBDs is still much inferior than that of GaN-on-Si transistors, even though they share the same material platform. While GaN-on-Si power transistors have been commercialized for applications up to 650 V, GaN-on-Si SBDs for such ratings are still missing.

In this work, we demonstrate that high-performance GaN-on-Si power SBDs with superior voltage-blocking capabilities (2 kV at  $1 \mu\text{A}/\text{mm}$ ) can be achieved with a judicious device design, by integrating hybrid tri-anode (TA) and slanted tri-gate (TG) architectures. The hybrid tri-anode

reduced the  $I_R$  by controlling the  $V_{SCH}$  with the width of its nanostructures ( $w$ ), resulting in an ultra-low  $I_R$  of  $51 \pm 5.9$  nA/mm at  $-1000$  V and in a small  $V_{ON}$  of  $0.61 \pm 0.03$  V. The slanted tri-gate provided a continuous gradient of pinch-off voltage ( $V_p$ ) from the anode towards the cathode, spreading effectively the electric field in OFF state, leading to a record  $V_{BR}$  of 2 kV at  $1 \mu\text{A}/\text{mm}$ . These results establish a milestone for GaN power devices and could lead to enormous opportunities for future monolithic GaN power circuits.

The  $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}/\text{GaN}$  heterostructure in this work was grown on a silicon substrate with  $5 \mu\text{m}$ -thick buffer layers. The fabrication of the slanted tri-gate SBDs (Fig. 1) started with e-beam lithography to define the nanostructures in the anode, which were etched by inductively coupled plasma with a depth of  $\sim 180$  nm. The width ( $w$ ) and spacing of the nanostructures in the tri-gate and tri-anode regions were 200 nm and 400 nm, respectively, while the  $w$  in the slanted tri-gate region increased continuously from 200 nm to 600 nm




FIG. 1. (a) Schematic of the slanted tri-gate SBD and (b) a top-view scanning electron microscopy (SEM) image of the anode region. Cross-sectional schematics of the (c) planar (P), (d) slanted tri-gate (sTG), (e) tri-gate (TG), and (f) tri-anode (TA) regions comprising the anode.

<sup>a)</sup>Electronic mail: jun.ma@epfl.ch

<sup>b)</sup>Electronic mail: elison.matioli@epfl.ch

towards the cathode. The devices were isolated by mesa etching, and the cathode ohmic contact was formed by alloying Ti/Al/Ti/Ni/Au at 830 °C. Then, 10 nm SiO<sub>2</sub> and 10 nm Al<sub>2</sub>O<sub>3</sub> were deposited by atomic layer deposition and selectively removed in the tri-anode region. Finally, the anode contact was formed with Ni/Au. The oxide in the access and ohmic regions was removed by wet etching, which did not affect the  $I_R$  in this work. The length of the planar ( $L_{FP}$ ), slanted tri-gate ( $L_{sTG}$ ), tri-gate ( $L_{TG}$ ), and tri-anode ( $L_{TA}$ ) regions was 1.3  $\mu\text{m}$ , 0.7  $\mu\text{m}$ , 0.5  $\mu\text{m}$ , and 4  $\mu\text{m}$ , respectively (Fig. 1). All current values in this work were normalized by the width of the device footprint (60  $\mu\text{m}$ ).

The schematic and equivalent circuit of the nanostructured anode are shown in Figs. 2(a) and 2(b), respectively. It consists of a tri-anode SBD connected in series with a tri-gate, a slanted tri-gate, and a planar-gate transistor. The main idea is to design the distribution of potential along the device in OFF state, by engineering the profile of  $V_p$  with  $w$  in a single fabrication step, to obtain small  $I_R$  and high  $V_{BR}$ . More specifically, the purpose of each component can be briefly explained as follows:

1. The tri-anode (TA) was designed for small  $V_{ON}$ <sup>8,14</sup> and low  $I_R$ .<sup>15</sup> In ON state, the metal contacts the 2DEG directly at the sidewalls and hence leads to a small  $V_{ON}$ . In OFF state, when the voltage is below the  $V_p$  of the tri-

anode ( $V_{p,TA}$ ), the  $V_{SCH}$  is pinned at  $|V_{p,TA}|$  [Fig. 2(c)], which fixes the  $I_R$  at a constant level.  $|V_{p,TA}|$  can be reduced continuously with smaller  $w$  [Fig. 2(d)], resulting in a smaller  $V_{SCH}$  and hence in an exponentially lower  $I_R$ , as quantified in our previous study.<sup>15</sup> Therefore, here the  $I_R$  is controlled by  $V_{SCH}$ , instead of by the  $\Phi_B$ , so it can be reduced without sacrificing the  $V_{ON}$ ,<sup>15</sup> which decouples the  $I_R$  and  $V_{ON}$ .

2. The tri-gate region (TG) was inserted to shield the tri-anode, since the TA is vulnerable to high electric fields, which are concentrated at its cathode-side edge, and can lead to large  $I_R$  and even early breakdown of the device.<sup>15</sup> By connecting the TG in series with the TA, the voltage drop at the cathode-edge of the TA ( $V_{TA}$ ) is pinned at  $|V_{p,TG} - V_{p,TA}|$  [Fig. 2(c)], which can be also reduced with a smaller  $w$  [Fig. 2(d)], when  $w$  is below 1  $\mu\text{m}$ , shielding the TA from large reverse biases. More details about the impact of the  $w$  on device characteristics can be found elsewhere.<sup>1</sup>
3. The slanted tri-gate (sTG) was included to enhance the  $V_{BR}$ .<sup>16</sup> It was patterned with a slanted  $w$ , increasing towards the cathode. Since the  $|V_p|$  in a tri-gate MOS structure reduces with smaller  $w$  [Fig. 2(d)], the sTG works as many incrementally stepped field plates (FPs)<sup>16</sup> with a continuous gradient of  $|V_{p,sTG}|$  increasing towards the cathode. As a result, the electric field is spread along the entire sTG, which significantly improves the  $V_{BR}$  [Fig. 2(c)], similarly to conventional slanted FPs, but with the advantage of a much easier and more controllable fabrication by simply tuning the  $w$  lithographically in a single step;
4. The long planar region (P) works as a planar FP to further improve the  $V_{BR}$ , since the  $V_p$  of the planar region ( $V_{p,P}$ )




FIG. 2. (a) Schematic and (b) equivalent circuit of the slanted tri-gate SBDs. (c) Schematic showing the distribution of potential and electric field at the 2DEG channel in the SBD under a large reverse bias. (d) Averaged absolute value of the pinch-off voltage ( $|V_p|$ ) as a function of the width ( $w$ ) of the nanowires in tri-gated AlGaN/GaN structures, determined from about eight devices of the each type fabricated on a control sample with 20 nm Al<sub>2</sub>O<sub>3</sub> as the oxide.




FIG. 3. (a) Forward  $I-V$  characteristics and (b) distribution of  $V_{ON}$  of the slanted tri-gate SBDs. The inset shows the dependence of the estimated ideality factor ( $n$ ) upon the temperature ( $T$ ). (c) Average  $I_R$  from ten devices measured at room-temperature (RT) with a floating substrate connection. The value of  $I_R$  was independent from the substrate connection when  $V$  was below  $-900$  V. The inset shows the  $I_R$  with 15  $\mu\text{m}$  and 25  $\mu\text{m}$  of  $L_{AC}$  at RT. (d)  $I_R$  at RT and 150 °C measured under a voltage of  $-200$  V. The inset shows the reverse  $I-V$  characteristics at different temperatures.

is more negative with respect to the most negative value of the  $V_{p,sTG}$ .<sup>16,17</sup>

The slanted tri-gate SBDs presented very good ON-state performance as shown in Fig. 3(a), despite the partial removal of the 2DEG in the anode. The ON-resistance ( $R_{ON}$ ) was  $13.9 \pm 1.3 \Omega \text{ mm}$  and  $22 \pm 2.9 \Omega \text{ mm}$  at room temperature for devices with  $L_{AC}$  of  $15 \mu\text{m}$  and  $25 \mu\text{m}$ , respectively, and increased to  $27.6 \pm 2.9 \Omega \text{ mm}$  and  $37 \pm 1.8 \Omega \text{ mm}$  at  $150^\circ\text{C}$ . The  $V_{ON}$  was as small as  $0.61 \pm 0.03 \text{ V}$  [Fig. 3(b)], determined at  $1 \text{ mA/mm}$ . The ideality factor ( $n$ ) was  $1.40 \pm 0.02$  at room-temperature (RT) and reduced to  $1.27 \pm 0.01$  at  $150^\circ\text{C}$  [inset in Fig. 3(b)], indicating the high quality of the sidewall Schottky contacts despite the etching.

In OFF state, the  $I_R$  of the slanted tri-gate SBDs was saturated after the pinch-off of the tri-anode at about  $-1.7 \text{ V}$  [the inset in Fig. 3(c)] due to the fixed  $V_{SCH}$ , which was not affected by  $L_{AC}$ , and thus, the  $I_R$  was nearly constant at  $5.5 \pm 1.8 \text{ nA/mm}$  until  $-650 \text{ V}$  and did not reach  $10 \text{ nA/mm}$  until  $-830 \text{ V}$  [Fig. 3(c)]. Extremely low  $I_R$  of  $51 \pm 5.9 \text{ nA/mm}$  was observed at  $-1000 \text{ V}$ , which is significantly smaller than in any other reports of GaN-on-Si SBDs. For voltages below  $-900 \text{ V}$ , there was no significant difference in  $I_R$  measured with floating and grounded substrates. From RT to  $150^\circ\text{C}$ , the  $I_R$  increased by only  $\sim 50 \text{ nA/mm}$  [inset of Fig. 3(d)], and at  $150^\circ\text{C}$ , the  $I_R$  at  $-200 \text{ V}$  was as small as  $57 \pm 13 \text{ nA/mm}$  [Fig. 3(d)]. This is the smallest  $I_R$  among reported lateral GaN SBDs at such high temperature.

In addition to their small  $V_{ON}$  and ultra-low  $I_R$ , the slanted tri-gate SBDs also presented high  $V_{BR}$  [Fig. 4(a)]. With floating substrate, the  $V_{BR}$  at  $1 \mu\text{A/mm}$  was  $-1450 \text{ V}$  and  $-2000 \text{ V}$ , and the hard breakdown was  $-1500 \text{ V}$  and  $-2500 \text{ V}$  for devices with  $L_{AC}$  of  $15 \mu\text{m}$  and  $25 \mu\text{m}$ ,




FIG. 4. (a) Breakdown characteristics of the slanted tri-gate SBDs, measured at room temperature. (b) The capacitance-voltage ( $C$ - $V$ ) characteristics of the SBDs along with their  $I_R$ . The inset shows the cumulative charge ( $Q_C$ ) of the devices. The  $C$ - $V$  measurement was performed at  $1 \text{ MHz}$  at room temperature, with negligible hysteresis observed from double-sweep measurements.

respectively, corresponding to a critical breakdown field of  $1 \text{ MV/cm}$  (extracted from the hard breakdown voltage versus  $L_{AC}$ ). With grounded substrate, the  $V_{BR}$  at  $1 \mu\text{A/mm}$  for both  $L_{AC}$  was about  $-1060 \text{ V}$ , while the hard breakdown was up to  $-1200 \text{ V}$ , which is comparable to current  $650 \text{ V}$ -rated GaN-on-Si power transistors<sup>18–21</sup> and is limited by the vertical breakdown of the buffer layers.<sup>22</sup> These results indicate that the  $15 \mu\text{m}$ - $L_{AC}$  SBDs can fulfill the voltage-blocking requirements of  $600/650 \text{ V}$  applications, even for those requiring grounded substrate connection, and the  $25 \mu\text{m}$ - $L_{AC}$  SBDs can be used for  $1200 \text{ V}$  applications (with floating substrate connection<sup>22</sup>) both providing a safety margin in breakdown of about  $100\%$  (from the rated voltage to the hard breakdown).

Figure 4(b) shows the  $C$ - $V$  measurement characteristics of the slanted tri-gate SBDs plotted along with the  $I_R$ . The slanted tri-gate SBDs presented ultra-low  $I_R$ , because their  $V_{SCH}$  was pinned and the  $I_R$  saturated at the pinch-off of the tri-anode, at about  $-1.7 \text{ V}$  [Fig. 4(b)], instead of increasing exponentially with the voltage. This decouples the  $I_R$  from the  $V_{ON}$ , allowing an independent design of the forward and reverse performance of the SBD, which is a major feature of this architecture. The high  $V_{BR}$  of the slanted tri-gate SBDs was due to the better-distributed electric field along the device. The continuity of the  $C$  in the slanted tri-gate region [sTG + TG region in Fig. 4(b)] indicates a gradual depletion of the channel with increasing reverse bias, due to the gradient of  $V_p$ , which spread effectively the electric field and greatly improved the  $V_{BR}$ . Such an effect is similar to conventional slant FPs<sup>23</sup> but obtained here with a more precise and controllable way of tuning the  $w$  lithographically, instead of the complex sloped etch of the FP oxide.

The slanted tri-gate SBDs are also promising for fast switching, due to their small capacitive charge ( $Q_C$ ) of  $0.263 \pm 0.013 \text{ nC/A}$  [inset of Fig. 4(b)], which is comparable to or below reported values for fast-switching GaN power SBDs on Si ( $0.415 \text{ nC/A}$ )<sup>24</sup> and SiC ( $0.213 \text{ nC/A}$ )<sup>25</sup> substrates. The switching time estimated from  $Q_C^2$  was  $\sim 263 \text{ ps}$ , which is about  $25\%$  shorter than that of conventional high-voltage GaN SBDs with double FPs.<sup>4</sup>

The high performance of the slanted tri-gate SBDs makes them excellent power rectifiers (Fig. 5), presenting




FIG. 5. Specific on-resistance ( $R_{ON,SP}$ ) versus  $V_{BR}$  benchmark of the slanted tri-gate SBDs against state-of-the-art lateral GaN-on-Si SBDs by defining the  $V_{BR}$  at  $I_R = 1 \mu\text{A/mm}$ . The  $V_{BR}$  for all reference devices was recalculated based on the reported data following the definition of  $V_{BR}$  at  $I_R = 1 \mu\text{A/mm}$ . For fair comparison, devices with unspecified  $R_{ON}$  or  $I_R$  were not included.



the highest  $V_{BR}$ , the lowest  $I_R$  of  $5.5 \pm 1.8$  nA/mm at  $-650$  V (or  $\sim 0.1$   $\mu$ A at  $-1200$  V), a small  $V_{ON}$  of  $0.61 \pm 0.03$  V, and an excellent high-power figure-of-merit up to  $1.16$  GW/cm<sup>2</sup>, as compared with existing GaN-on-Si power diodes with conventional technologies, rendering a breakthrough for the family of GaN-on-Si power devices.

In conclusion, in this letter, we presented 2 kV GaN-on-Si power SBDs by 3-dimensional integration of slanted tri-gate and hybrid tri-anode architectures. The hybrid tri-anode allows an independent design of the forward and reverse performances of the SBD, resulting in an ultra-low  $I_R$  and a small  $V_{ON}$ . Together with the slanted tri-gate, a high  $V_{BR}$  of  $-2000$  V at  $1$   $\mu$ A/mm was achieved, yielding a significant breakthrough from existing technologies. The approach presented in this work demonstrates a pathway to achieve high-voltage power SBDs and opens enormous opportunities for future monolithic GaN power converters.

This work was supported in part by the European Research Council under the European Union's H2020 program/ERC Grant Agreement No. 679425 and in part by the Swiss National Science Foundation under Assistant Professor Energy Grant No. PYAPP2\_166901.

<sup>1</sup>J. Ma and E. Matioli, *IEEE Electron Device Lett.* **38**, 83 (2017).

<sup>2</sup>M. Zhu, B. Song, M. Qi, Z. Hu, K. Nomoto, X. Yan, Y. Cao, W. Johnson, E. Kohn, D. Jena, and H. G. Xing, *IEEE Electron Device Lett.* **36**, 375 (2015).

<sup>3</sup>J.-G. Lee, B.-R. Park, C.-H. Cho, K.-S. Seo, and H.-Y. Cha, *IEEE Electron Device Lett.* **34**, 214 (2013).

<sup>4</sup>S. Lenci, B. D. Jaeger, L. Carbonell, J. Hu, G. Mannaert, D. Wellekens, S. You, B. Bakeroort, and S. Decoutere, *IEEE Electron Device Lett.* **34**, 1035 (2013).

<sup>5</sup>J. Hu, S. Stoffels, S. Lenci, B. Bakeroort, B. D. Jaeger, M. V. Hove, N. Ronchi, R. Venegas, H. Liang, M. Zhao, G. Groeseneken, and S. Decoutere, *IEEE Trans. Electron Devices* **63**, 997 (2016).

<sup>6</sup>J. Gao, M. Wang, R. Yin, S. Liu, C. P. Wen, J. Wang, W. Wu, Y. Hao, Y. Jin, and B. Shen, *IEEE Electron Device Lett.* **38**, 1425 (2017).

<sup>7</sup>Q. Zhou, Y. Jin, Y. Shi, J. Mou, X. Bao, B. Chen, and B. Zhang, *IEEE Electron Device Lett.* **36**, 660 (2015).

<sup>8</sup>E. Matioli, B. Lu, and T. Palacios, *IEEE Trans. Electron Devices* **60**, 3365 (2013).

<sup>9</sup>W. Chen, K. Y. Wong, and K. J. Chen, *IEEE Electron Device Lett.* **30**, 430 (2009).

<sup>10</sup>R. Reiner, P. Waltereit, B. Weiss, M. Wespel, M. Wespel, M. Mikulla, R. Quay, and O. Ambacher, in *International Exhibition and Conference for Power Electronics* (2016), p. 1.

<sup>11</sup>D. Yan, H. Lu, D. Cao, D. Chen, R. Zhang, and Y. Zheng, *Appl. Phys. Lett.* **97**, 153503 (2010).

<sup>12</sup>R. Coffie, *IEEE Trans. Electron Devices* **61**, 2867 (2014).

<sup>13</sup>S. Karmalkar and U. K. Mishra, *IEEE Trans. Electron Devices* **48**, 1515 (2001).

<sup>14</sup>J. Ma, G. Santoruvo, P. Tandon, and E. Matioli, *IEEE Trans. Electron Devices* **63**, 3614 (2016).

<sup>15</sup>J. Ma, D. C. Zanuz, and E. Matioli, *IEEE Electron Device Lett.* **38**, 1298 (2017).

<sup>16</sup>J. Ma and E. Matioli, *IEEE Electron Device Lett.* **38**, 1305 (2017).

<sup>17</sup>J. Ma and E. Matioli, *IEEE Electron Device Lett.* **38**, 367 (2017).

<sup>18</sup>P. Moens, C. Liu, A. Banerjee, P. Vanmeerbeek, P. Coppens, H. Ziad, A. Constant, Z. Li, H. De Valeeschouwer, J. Roig-Guitart, P. Gassot, F. Bauwens, E. Debacker, B. Padmanabhan, A. Salih, J. Parsey, and M. Tack, in *IEEE International Symposium on Power Semiconductor Devices & IC's* (2014), p. 374.

<sup>19</sup>T. Nagahisa, H. Ichijoh, T. Suzuki, A. Yudin, A. O. Adan, and M. Kudo, *Jpn. J. Appl. Phys., Part 1* **55**, 04EG01 (2016).

<sup>20</sup>S. Kaneko, M. Kuroda, M. Yanagihara, A. Ikoshi, H. Okita, T. Morita, K. Tanaka, M. Hikita, Y. Uemoto, S. Takahashi, and T. Ueda, in *IEEE International Symposium on Power Semiconductor Devices & IC's* (2015), p. 41.

<sup>21</sup>D. W. Seo, H. G. Choi, J. Twynam, K. M. Kim, J. S. Yim, S.-W. Moon, S. Jung, J. Lee, and S. D. Roh, *IEEE Electron Device Lett.* **35**, 446 (2014).

<sup>22</sup>G. Tang, J. Wei, Z. Zhang, X. Tang, M. Hua, H. Wang, and K. J. Chen, *IEEE Electron Device Lett.* **38**, 937 (2017).

<sup>23</sup>J. Wong, K. Shinohara, A. L. Corrión, D. F. Brown, Z. Carlos, A. Williams, Y. Tang, J. F. Robinson, I. Khalaf, H. Fung, A. Schmitz, T. Oh, S. Kim, S. Chen, S. Burnham, A. Margomenos, and M. Micovic, *IEEE Electron Device Lett.* **38**, 95 (2017).

<sup>24</sup>E. Bahat-Treidel, O. Hilt, A. Wentzel, J. Würfl, and G. Tränkle, *Phys. Status Solidi C* **10**, 849 (2013).

<sup>25</sup>E. Bahat-Treidel, O. Hilt, R. Zhytnyska, A. Wentzel, C. Meliani, J. Würfl, and G. Tränkle, *IEEE Electron Device Lett.* **33**, 357 (2012).